High Performance Packet Processing With FlexNIC

ACM SIGARCH Computer Architecture News
doi 10.1145/2980024.2872367
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Synthesis of High-Performance Packet Processing Pipelines

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2006English

Delay Performance of High-Speed Packet Switches With Low Speedup

English

Multi-Resource Fair Queueing for Packet Processing

Computer Communication Review
Computer NetworksSoftwareCommunications
2012English

Ultra High Speed Packet Buffering Using "Parallel Packet Buffer"

2002English

An Energy-Efficient FPGA-Based Packet Processing Framework

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Enabling High Bandwidth Applications by High-Performance Multicast Transfer Protocol Processing

1996English

Performance Analysis of Resilient Packet Rings With Single Transit Buffer

English

High Performance Computing Applications Using Parallel Data Processing Units

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2015English

Batch to the Future: Analyzing Timestamp Accuracy of High-Performance Packet I/O Engines

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy