Fitting Processor Architectures for Measurement-Based Probabilistic Timing Analysis

Microprocessors and Microsystems - Netherlands
doi 10.1016/j.micpro.2016.07.014
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Measurement Based WCET Analysis for Multi-Core Architectures

2014English

Probabilistic Worst-Case Timing Analysis

ACM Computing Surveys
Computer ScienceTheoretical Computer Science
2019English

Improving the Confidence in Measurement-Based Timing Analysis

2011English

Studying Thermal Management for Graphics-Processor Architectures

2005English

Comparative Architectures for a Multiple Function Speech Processor.

1984English

Mice Infer Probabilistic Models for Timing

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
2013English

Multibus Compatible Digital Signal Processor Architectures.

English

Approximation Algorithm for Process Mapping on Network Processor Architectures

2007English

Low-Power Architectures for Compressed Domain Video Coding Co-Processor

IEEE Transactions on Multimedia
Electronic EngineeringMedia TechnologyComputer Science ApplicationsElectricalSignal Processing
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy