Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2012.2219083
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2011English

Experimental Quantum Verification in the Presence of Temporally Correlated Noise

npj Quantum Information
Nonlinear PhysicsComputer NetworksCommunicationsComputer ScienceStatisticalMathematicsComputational Theory
2018English

Analysis of Probability and Energy of Nanometre CMOS Circuits in Presence of Noise

Electronics Letters
Electronic EngineeringElectrical
2007English

How Often to Sample a Continuous-Time Process in the Presence of Market Microstructure Noise

2003English

Automatic Result Verification by Complete Run-Time Checking of Computations

International Journal of Foundations of Computer Science
Computer Science
2001English

Long-Run Variation in Capacity Utilization in the Presence of a Fixed Normal Rate

SSRN Electronic Journal
2017English

Consistency Aspects of Wiener-Hammerstein Model Identification in Presence of Process Noise

2016English

Low-Power Low-Noise Analog Circuits for On-Focal-Plane Signal Processing of Infrared Sensors

1993English

Automatic Verification of Timed Circuits

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1994English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy