Amanote Research

Amanote Research

    RegisterSign In

Efficient BIST Scheme for A∕D Converters

IEE Proceedings - Circuits, Devices and Systems
doi 10.1049/ip-cds:20041171
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2005

Authors
K. KimY.-J. KimY.-S. ShinD. SongS. Kang
Publisher

Institution of Engineering and Technology (IET)


Related search

Implementation of BIST Technique for a to D Converters in FPGAs

CVR Journal of Science & Technology
2014English

Efficient Wide Range Converters (EWiRaC): A New Family of High Efficient AC-DC Converters

English

Energy-Efficient Converters for Electric Vehicle Charging Stations

SN Applied Sciences
2020English

Time-Division Multiplexing Architecture for Hybrid Filter Bank a/D Converters

Midwest Symposium on Circuits and Systems
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2007English

Efficient Scheme for Chemical Flooding Simulation

Oil and Gas Science and Technology
Fuel TechnologyPower TechnologyChemical EngineeringEnergy Engineering
2014English

A Power Efficient Scheme for Speech Controlled IoT Applications

International Journal of Engineering Research and
2016English

Nonlinearities in SC Delta-Sigma a/D Converters

English

An Efficient Packetization Scheme for Voip

2006English

A Bandwidth Efficient Turbo Coding Scheme for VDSL Systems

Circuits, Systems, and Signal Processing
Applied MathematicsSignal Processing
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy