Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

doi 10.22215/etd/2007-07752
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University