Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

doi 10.22215/etd/2007-07752
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

ATPG for Delay Defects in Current Mode Threshold Logic Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2016English

Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2000English

Logic Testing of Bridging Faults in CMOS Integrated Circuits

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1998English

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy