Amanote Research
Register
Sign In
Efficient SAT-based Boolean Matching for FPGA Technology Mapping
doi 10.1145/1146909.1147034
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
Sean Safarpour
Andreas Veneris
Gregg Baeckler
Richard Yuan
Publisher
ACM Press
Related search
Learning-Based Tone Mapping Operator for Efficient Image Matching
IEEE Transactions on Multimedia
Electronic Engineering
Media Technology
Computer Science Applications
Electrical
Signal Processing
FPGA Based Runtime Configurable Clause Evaluator for SAT Problems
Electronics Letters
Electronic Engineering
Electrical
Low-Power Technology Mapping for FPGA Architectures With Dual Supply Voltages
An Efficient BER-based Reliability Method for SRAM-based FPGA
Large-Scale Boolean Matching
A Translation of Pseudo-Boolean Constraints to SAT
Journal on Satisfiability, Boolean Modeling and Computation
Boolean Matching of Sequential Elements
An Energy-Efficient FPGA-Based Packet Processing Framework
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing
Journal of Low Power Electronics and Applications
Electronic Engineering
Electrical
