Cell Based Design Methodology for BDD SFQ Logic Circuits: A High Speed Test and Feasibility for Large Scale Circuit Applications
IEEE Transactions on Applied Superconductivity - United States
doi 10.1109/tasc.2003.813923
Full Text
Open PDFAbstract
Available in full text
Categories
Date
June 1, 2003
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)