Amanote Research
Register
Sign In
An FPGA Implementation of HW/SW Codesign Architecture for H.263 Video Coding
doi 10.5772/15469
Full Text
Open PDF
Abstract
Available in
full text
Date
April 26, 2011
Authors
A. Ben
P. Kadionik
F. Ghozzi
P. Nouel
N. Masmoudi
H. Levi
Publisher
InTech
Related search
A Data Embedding Scheme for H.263 Compatible Video Coding
An FPGA-Based HOG Accelerator With HW/SW Co-Design for Human Detection and Its Application to Crowd Density Estimation
Journal of Software Engineering and Applications
DFD Based Scene Segmentation for H.263 Video Sequences
Particle Swarm Optimization for HW/SW Partitioning
A Novel ANFIS Algorithm Architecture for FPGA Implementation
A Hardware Sharing Architecture of Deblocking Filter for VP8 and H.264/Avc Video Coding
HW/SW Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform
Precise and Fast Error Tracking for Error-Resilient Transmission of H.263 Video
IEEE Transactions on Circuits and Systems for Video Technology
Electronic Engineering
Media Technology
Electrical
Fast Decoder for H.264 Scalable Video Coding With Selective Up-Sampling for Spatial Scalable Video Coding
Optical Engineering
Engineering
Optics
Atomic
Molecular Physics,
