Synthesis of Macro Petri Nets Into FPGA With Distributed Memories
International Journal of Electronics and Telecommunications
doi 10.2478/v10177-012-0055-x
Full Text
Open PDFAbstract
Available in full text
Date
December 1, 2012
Authors
Publisher
Walter de Gruyter GmbH