A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints

ICTACT Journal on Microelectronics
doi 10.21917/ijme.2017.0071
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ICT Academy

Related search

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
2018English

Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

High Speed 32-Bit Vedic Multiplier for DSP Applications

International Journal of Computer Applications
2016English

An 180 MHz 16 Bit Multiplier Using Asynchronous Logic Design Techniques

English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

An Area Efficient and High Speed Reversible Multiplier Using NS Gate

International Journal of Engineering Research and Applications
2017English

ROI-based Compression on Radiological Image by Urdhva-Tiryagbhyam and DWT Over FPGA

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic

International Journal of Computer Applications Technology and Research
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy