Defect Level Estimation for Pseudorandom Testing Using Stochastic Analysis
VLSI Design - United States
doi 10.1155/2001/28741
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2001
Authors
Publisher
Hindawi Limited
Available in full text
January 1, 2001
Hindawi Limited