Amanote Research

Amanote Research

    RegisterSign In

Power Aware IP Block Mapping Schemes for Interconnect Networks

International Journal of Control and Automation - South Korea
doi 10.14257/ijca.2017.10.3.18
Full Text
Open PDF
Abstract

Available in full text

Categories
ControlSystems Engineering
Date

March 31, 2017

Authors
Xinyu WangZhigang Yu
Publisher

NADIA


Related search

Power-Aware Logical Topology Optimization for IP-over-WDM Networks Based on Per-Lightpath Power Consumption Model

ECTI Transactions on Computer and Information Technology
Electronic EngineeringInformation SystemsComputer NetworksCommunicationsManagementElectrical
1970English

Power Aware Wireless Microsensor Networks

2003English

Load-Aware and Position-Aided Routing in Satellite IP Networks

International Journal of Computers, Communications and Control
MathematicsComputer NetworksComputer Science ApplicationsComputational TheoryCommunications
2012English

Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning

2003English

Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning

English

Power Aware QoS Multipath Routing Protocol for Disaster Recovery Networks

International Journal of Wireless & Mobile Networks
2011English

Revenue-Aware Resource Allocation in the Future Multi-Service IP Networks

English

MAC-aware Routing Metrics for Low Power and Lossy Networks

2013English

Secured Power Aware Routing Protocol (SPARP) for Wireless Sensor Networks

International Journal of Computer Applications
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy