Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application

doi 10.1109/ats.2005.62