Amanote Research
Register
Sign In
Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application
doi 10.1109/ats.2005.62
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
S. Gupta
T. Vaish
S. Chattopadhyay
Publisher
IEEE
Related search
A Novel Scan Architecture for Power-Efficient, Rapid Test
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Review Paper on Power Efficient Hybrid D-Flip Flop
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Exploiting Symbolic Techniques for Partial Scan Flip Flop Selection
Power Efficient Design of Semi-Dynamic Master-Slave Single-EdgeTriggered Flip-Flop
International Journal on Electrical Engineering and Informatics
Engineering
"Flip Flop" Sandals.
BMJ
Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology
International Journal of Advanced Technology and Engineering Exploration
On Minimization of Peak Power for Scan Circuit During Test
Bilayer Defects Facilitate DPPC Flip-Flop
Biophysical Journal
Biophysics
A Simple Flip-Flop Circuit
Journal of the Experimental Analysis of Behavior
Behavioral Neuroscience
Experimental
Cognitive Psychology