A VLSI Design for an Efficient Multiprocessor Cache Memory

Microelectronics Reliability - United Kingdom
doi 10.1016/0026-2714(92)90221-6