Threshold Voltage and Power-Supply Tolerance of CMOS Logic Design Families

doi 10.1109/dftvs.2000.887175