Threshold Voltage and Power-Supply Tolerance of CMOS Logic Design Families

doi 10.1109/dftvs.2000.887175
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Comput. Soc

Related search

Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1998English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model

2017English

An Efficient Logic/Circuit Mixed-Mode Simulator for Analysis of Power Supply Voltage Fluctuation

English

System-Level Sub-20 Nm Planar and FinFET CMOS Delay Modelling for Supply and Threshold Voltage Scaling Under Process Variation

Journal of Low Power Electronics
Electronic EngineeringElectrical
2019English

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

International Journal of Research in Engineering and Technology
2014English

Integrated Design of Low-Power Adiabatic Dynamic CMOS Logic Using 0.18μm Standard CMOS Model for Circadian Rhythm OLED Illumination System

International Journal of Control and Automation
ControlSystems Engineering
2017English

An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 Nm CMOS With Sub/Near Threshold Supply Voltage

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy