Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design

doi 10.1145/581199.581207
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory

Journal of Systems Architecture
HardwareArchitectureSoftware
2004English

Design of a Multiprocessor High-Bandwidth Communication Gateway Based on a Protocol Processor Pool Architecture

English

PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing

2012English

An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

English

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers
2000English

Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA

International Journal of Control and Automation
ControlSystems Engineering
2014English

ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding

2006English

Emerging Non-Volatile Memory Technologies Exploration Flow for Processor Architecture

2015English

A Binary Adaptable Window SoC Architecture for a Stereo Vision Based Depth Field Processor

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy