Amanote Research

Amanote Research

    RegisterSign In

High-Efficiency Low-Power Flash ADC for High-Speed Transceivers

CVR Journal of Science & Technology
doi 10.32377/cvrjst0511
Full Text
Open PDF
Abstract

Available in full text

Date

December 1, 2013

Authors
O. Venkata KrishnaB. Janardhana Rao
Publisher

CVR College of Engineering


Related search

Design & Implementation of 3-Bit High Speed Flash ADC for Wireless LAN Applications

IJARCCE
2017English

A 6-Bit 2gs/S Low Power Flash ADC

International Journal of Engineering and Technology
2012English

Design of Pipelined Adc for High Speed Application

International Journal of Advance Engineering and Research Development
2015English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

High Resolution OFDM Channel Estimation With Low Speed ADC Using Compressive Sensing

2011English

High Power, High Speed, High Quality

Laser Technik Journal
2018English

A High Speed, Low Power P-Channel Flash EEPROM Using Silicon Rich Oxide as Tunneling Dielectric

1992English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

Low Power High Speed Ternary Content Addressable Memory

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy