Amanote Research
Register
Sign In
Simulation, Measurement and Modeling of Orthogonal On-Chip Interconnects
doi 10.1109/epep.2006.321215
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2006
Authors
Yves Quere
Thierry Gouguec
Pierre-marie Martin
Denis Berre
Fabrice Huret
Publisher
IEEE
Related search
Transient Heat Conduction in On-Chip Interconnects Using Proper Orthogonal Decomposition Method
Journal of Heat Transfer
Mechanics of Materials
Materials Science
Condensed Matter Physics
Mechanical Engineering
Equalized Interconnects for On-Chip Networks: Modeling and Optimization Framework
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
RF Interconnects for Communications On-Chip
On-Chip Positionable Photonic Waveguides for Chip-To-Chip Optical Interconnects
Repeater and Current-Sensing Hybrid Circuits for On-Chip Interconnects
Measurement and Modeling of On-Chip Transmission Line Effects in a 400 MHz Microprocessor
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Comparative Study of Different Chip Separation Approaches for Numerical Modeling of Orthogonal Cutting
Early Wire Characterization for Predictable Network-On-Chip Global Interconnects
Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
