A Shuffled Iterative Bit-Interleaved Coded Modulation Receiver for the DVB-T2 Standard: Design, Implementation and FPGA Prototyping
doi 10.1109/sips.2011.6088949
Full Text
Open PDFAbstract
Available in full text
Date
October 1, 2011
Authors
Publisher
IEEE