Optimizing Power Consumption, Area, and Delay in Behavioral Synthesis.

doi 10.22215/etd/1995-02975
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

Optimizing Area Power Consumption in LTE Type Cells

2013English

Delay and Power Macro-Models for Optimizing ECL Circuits.

English

Implementation of Delay and Power Monitoring Schemes to Reduce the Power Consumption

International Journal of Computer Applications
2011English

Modeling Wire Delay, Area, Power, and Performance in a Simulation Infrastructure

IBM Journal of Research and Development
Computer Science
2006English

Gate Sizing for Constrained Delay/Power/Area Optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1997English

Air Temperature Sensitivity of Electric Power Consumption in Wide Area

Journal of Environmental Engineering (Japan)
Environmental Engineering
2014English

A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Modeling and Optimizing the Delay Propagation in Chinese Aviation Networks

Chaos
Nonlinear PhysicsApplied MathematicsMathematical PhysicsStatisticalMedicineAstronomyPhysics
2019English

Impact of Power Consumption in Sensors Life Time for Wireless Body Area Networks

International Journal of Grid and Distributed Computing
Computer Science
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy