Amanote Research
Register
Sign In
Implementation of Multi - Priority and Variable - Length DRRM Scheduling Algorithm Based on FPGA
doi 10.1063/1.5005272
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2017
Authors
Hui Xu
Xue Sun
Suzhi Cao
Yueying Zhan
Publisher
Author(s)
Related search
Scheduling of a LQ Control Algorithm for Efficient FPGA Implementation
IFAC Proceedings Volumes
An Implementation of the Run-Length Decode Algorithm Using FPGA
The International Conference on Electrical Engineering
Multi-Level Security Task Scheduling Scheme Based on Task Priority
Message Based Random Variable Length Key Encryption Algorithm
Journal of Computer Science
Computer Networks
Software
Artificial Intelligence
Communications
An Energy-Efficient Fault-Tolerant Scheduling Algorithm Based on Variable Data Fragmentation
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
A New Priority-Sort Based Optimization Algorithm for Integrated Process Planning and Scheduling
International Journal of Modeling and Optimization
An Efficient FPGA Implementation of AES Algorithm
International Journal of Engineering Research and
Design and Implementation of Improved NCO Based on FPGA
Multi-Dimensional Constrained Cloud Computing Task Scheduling Mechanism Based on Genetic Algorithm
International Journal of Online Engineering
Engineering
E-learning
