Slicing Based Code Parallelization for Minimizing Inter-Processor Communication

doi 10.1145/1629395.1629409
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Inter-Processor and Inter-Process Communication in Realtime Multi-Process Computing

IFAC Proceedings Volumes
2002English

Duplicated Code Slicing Technique for System Optimization

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Parallelization of Gyrokinetic PIC Code for MHD Simulation

Progress in Nuclear Science and Technology
2011English

Minimizing Expected Makespans on Uniform Processor Systems

Advances in Applied Probability
Applied MathematicsStatisticsProbability
1987English

A Post-Processor for the PEST Code

1992English

Energy-Aware Parallelization Flow and Toolset for C Code

2014English

Hierarchy-Based Algorithms for Minimizing Makespan Under Precedence and Communication Constraints

2020English

OFFSCALE: A PC Input Processor for the SCALE Code System. The CSASIN Processor for the Criticality Sequences

1994English

Subspace-Based Channel Estimation for Code Division Multiple Access Communication Systems

IEEE Transactions on Communications
Electronic EngineeringElectrical
1996English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy