Amanote Research
Register
Sign In
Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation
IEEE Transactions on Computers
- United States
doi 10.1109/12.947003
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Date
January 1, 2001
Authors
K.M. Kavi
R. Giorgi
J. Arul
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Analysis of Dependence Tracking Algorithms for Task Dataflow Execution
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Dataflow Query Execution in a Parallel Main-Memory Environment
Distributed and Parallel Databases
Hardware
Information Systems
Management
Architecture
Software
Instruction Scheduling for a Tiled Dataflow Architecture
ACM SIGPLAN Notices
Computer Science
Performance E Execution Oppure Performance È Execution?
MANAGEMENT CONTROL
Performance Evaluation of SDN WLAN Architecture
RAPID for High-Performance Computing Systems: Architecture and Performance Evaluation
Applied Optics
Experimental Comparison of Matrix Algorithms for Dataflow Computer Architecture
Acta Electrotechnica et Informatica
A Manufacturing Planning and Execution Software Integration Architecture
DALIGNER Performance Evaluation on Intel Xeon Phi Architecture
