Amanote Research

Amanote Research

    RegisterSign In

Fast 2d-DCT Implementations for VLIW Processors

doi 10.1109/mmsp.1999.793940
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 1999

Authors
O.P. SohmD.R. BullC.N. Canagarajah
Publisher

IEEE


Related search

Optimizing a Fast Stream Cipher for VLIW, SIMD, and Superscalar Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1997English

Data-Path Synthesis of VLIW Video Signal Processors

English

Copy Propagation Optimizations for VLIW DSP Processors With Distributed Register Files

English

Fast DCT-I, DCT-III, and DCT-IV via Moments

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2005English

Smart Fast Motion Estimation Processors

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Fast Algorithm of Short-Time DCT for Low Resolution Signal Processing

2012English

Numerical Implementations for 2D Lid-Driven Cavity Flow in Stream Function Formulation

ISRN Applied Mathematics
2012English

Analytical Evaluation of the 2d-DCT Using Paralleling Processing

CLEI Electronic Journal
1998English

Fast Inverse Motion Compensation Algorithms for MPEG and for Partial DCT Information

Journal of Visual Communication and Image Representation
Electronic EngineeringMedia TechnologySignal ProcessingComputer VisionElectricalPattern Recognition
1996English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy