Amanote Research
Register
Sign In
Deep Sub-Micron ESD GGNMOS Layout Design and Optimization
MATEC Web of Conferences
- France
doi 10.1051/matecconf/201819804009
Full Text
Open PDF
Abstract
Available in
full text
Categories
Materials Science
Engineering
Chemistry
Date
January 1, 2018
Authors
Shi Jun
Publisher
EDP Sciences
Related search
Molybdenum Gate Electrode Technology for Deep Sub-Micron CMOS Generations
Materials Research Society Symposium - Proceedings
Mechanics of Materials
Materials Science
Condensed Matter Physics
Mechanical Engineering
Design Automation and Layout Optimization of Analog Decoders
High Speed Ultra Wide Band Comparator in Deep Sub-Micron CMOS
The Effect of Dynamic Design Processing for Yield Enhancement in the Fabrication of Deep Sub-Micron MOSFET's
IEEE Transactions on Semiconductor Manufacturing
Electronic Engineering
Industrial
Condensed Matter Physics
Manufacturing Engineering
Optical
Electrical
Magnetic Materials
Electronic
Design and Optimization of Plant Layout Through Value Stream Mapping
International Journal for Research in Applied Science and Engineering Technology
Design and Layout Optimization of the Interconnection Structure of Stretchable Circuits
Optimization Design of Facilities Layout in a Certain Machining Shop
DEStech Transactions on Computer Science and Engineering
Shear Wall Layout Optimization for Conceptual Design of Tall Buildings
Engineering Structures
Civil
Structural Engineering
The Need for Improved Layout Design Criteria for Deep Tabular Stopes
Journal of the Southern African Institute of Mining and Metallurgy
