A Verification-Aware Design Methodology for Thread Pipelining Parallelization
IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.e95.d.2505
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2012
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)