Amanote Research
Register
Sign In
Estimating Latencies of Task Sequences in Multi-Core Automotive ECUs
doi 10.1109/sies.2018.8442095
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2018
Authors
Max J. Friese
Thorsten Ehlers
Dirk Nowotka
Publisher
IEEE
Related search
Task Scheduling on Adaptive Multi-Core
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
A Task-Based Multi-Core Allocation Mechanism for Packet Acceleration
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Imprecise Computation Task Mapping on Multi-Core Wireless Sensor Networks
Static Task Partitioning for Locked Caches in Multi-Core Real-Time Systems
Response Latencies in the Yes/No Detection Task: An Assessment of Two Basic Models
Perception & Psychophysics
A Task-Efficient Sink Node Based on Embedded Multi-Core soC for Internet of Things
Future Generation Computer Systems
Hardware
Computer Networks
Software
Architecture
Communications
Faithful Performance Prediction of a Dynamic Task-Based Runtime System for Heterogeneous Multi-Core Architectures
Concurrency Computation Practice and Experience
Computer Networks
Communications
Computer Science Applications
Computational Theory
Mathematics
Theoretical Computer Science
Software
Multi-Task Implementation of Multi-Periodic Synchronous Programs
Discrete Event Dynamic Systems: Theory and Applications
Control
Electronic Engineering
Systems Engineering
Simulation
Electrical
Modeling
Multi-Robot Task Scheduling