Formal Verification of User-Level Real-Time Property Patterns

doi 10.1109/tase.2017.8285630
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Formal Verification of UML Statecharts With Real-Time Extensions

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Formal Verification of Real-Time Systems With Preemptive Scheduling

Real-Time Systems
ControlSystems EngineeringOptimizationElectronic EngineeringComputer NetworksSimulationCommunicationsComputer Science ApplicationsElectricalModeling
2008English

Formal Specification and Verification of Real-Time Systems Using Graph Grammars

Journal of the Brazilian Computer Society
Computer Science
2007English

Formal Specification and Verification of Real-Time Systems Using Graph Grammars

Journal of the Brazilian Computer Society
Computer Science
2007English

Formal Verification of Secure User Mode Device Execution With DMA

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Property Specification Patterns for Finite-State Verification

1998English

Formal Verification of System-Level Safety Properties on Railway Software

2016English

Time-Bounded Verification of CTMCs Against Real-Time Specifications

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

An Overview of Formal Verification for the Time-Triggered Architecture

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy