Amanote Research
Register
Sign In
Enhancement of Incremental Design for FPGAs Using Circuit Similarity
doi 10.1109/isqed.2011.5770732
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2011
Authors
Xiaoyu Shi
Dahua Zeng
Yu Hu
Guohui Lin
Osmar R. Zaiane
Publisher
IEEE
Related search
An Incremental Evolutionary Algorithm Suitable for Industrial Platform for Analog Circuit Design
Design of Parallel Prefix Adders Using FPGAs
IOSR journal of VLSI and Signal Processing
Incremental Similarity and Turbulence
Теория вероятностей и ее применения
Superimposed In-Circuit Fault Mitigation for Dynamically Reconfigurable FPGAs
Design and Implementation of Parallel Prefix Adders Using FPGAs
IOSR Journal of Electronics and Communication Engineering
Design of Quantum Circuit for Full Adder Using HNG Gate
International Journal of Engineering and Technology
Transfer Processes
Fluid Flow
Mechanical Engineering
Aerospace Engineering
Measuring User Similarity Using Electric Circuit Analysis: Application to Collaborative Filtering
PLoS ONE
Multidisciplinary
Design of 128x8 Pixel Array Fingerprint Sensor With a Capacitive-Sensing Circuit Technique for Image Enhancement
International Journal of Bio-Science and Bio-Technology
Bioengineering
Biomedical Engineering
Artificial Intelligence
Biotechnology
Synthesis Optimization for Finite State Machine Design in FPGAs
International Journal of VLSI Design & Communication Systems
