Amanote Research
Register
Sign In
Obstacles in Worst-Case Execution Time Analysis
doi 10.1109/isorc.2008.65
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2008
Authors
Raimund Kirner
Peter Puschner
Publisher
IEEE
Related search
Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications
Journal of Aerospace Information Systems
Electronic Engineering
Computer Science Applications
Electrical
Aerospace Engineering
Toward a Unified Standard for Worst-Case Execution Time Annotations in Real-Time Java
Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Probabilistic Worst-Case Timing Analysis
ACM Computing Surveys
Computer Science
Theoretical Computer Science
Worst Case Response Time Analysis for Messages in Controller Area Network With Gateway
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Worst-Case Mechanism Design via Bayesian Analysis
SIAM Journal on Computing
Mathematics
Computer Science
Low Redundancy in Dictionaries With O(1) Worst Case Lookup Time
BRICS Report Series
Beyond Worst-Case Analysis for Joins With Minesweeper
Worst -Case L1 Identification Based on Correlation Analysis
Transactions of the Institute of Systems, Control and Information Engineers
