Ravel-Xl: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.486085
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Methodology for Hardware Verification Based on Logic Simulation.

1987English

Optimization of the Parallel Technique for Compiled Unit-Delay Simulation

English

A Threshold Controller for FAST Hardware Accelerator

Journal of the Institute of Electronics and Information Engineers
2014English

Hardware Accelerator Design for Data Centers

2015English

Open Hardware for CERN's Accelerator Control Systems

Journal of Instrumentation
InstrumentationMathematical Physics
2012English

On-Chip Hardware Accelerator for DSP Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

An FPGA-based Hardware Accelerator for Iris Segmentation

English

Race Logic: A Hardware Acceleration for Dynamic Programming Algorithms

2014English

A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy