Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector
IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2010.2053094
Full Text
Open PDFAbstract
Available in full text
Date
September 1, 2010
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)