Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2010.2053094
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2014English

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

Phase-Locked Loops

1996English

Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops

English

Master-Slave Topologies With Phase-Locked Loops

Wireless Communications and Mobile Computing
Computer NetworksElectronic EngineeringInformation SystemsElectricalCommunications
2020English

Almost Global Stability of Phase-Locked Loops

English

Low Complexity Delay and Phase-Locked Loops

English

Geometric Structure of Mutually Coupled Phase-Locked Loops

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
1996English

Nonlinear Analysis and Design of Phase-Locked Loops

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy