A Block-Parallel SAR ADC for CMOS Image Sensor With 3-D Stacked Structure

doi 10.7567/ssdm.2011.g-4-2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Range-Scaled 14b 30 MS/s Pipeline-Sar Composite ADC for High-Performance CMOS Image Sensors

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

A CMOS Image Sensor Using Column-Parallel Forward Noise-Canceling Circuitry

2013English

Low Power Current Mode ADC for CMOS Sensor IC

English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process for Biomedical Applications

IOSR Journal of VLSI and Signal Processing
2013English

TDI CMOS Image Sensor for Earth Observation

2019English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

CMOS Image Sensor for Lateral Flow Immunoassay Readers

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2018English

Calibrated 10 B 28 Nm CMOS SAR ADC Based on Integer-Based Split Capacitors

Electronics Letters
Electronic EngineeringElectrical
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy