Equivalent Circuit Models for Strained Si NMOSFET Using Verilog-A
DEStech Transactions on Computer Science and Engineering
doi 10.12783/dtcse/cmee2017/19947
Full Text
Open PDFAbstract
Available in full text
Date
March 27, 2018
Authors
Publisher
DEStech Publications