Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays

IET Computers and Digital Techniques - United Kingdom
doi 10.1049/iet-cdt.2011.0169
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Constrained Clock Shifting for Field Programmable Gate Arrays

2002English

Replace: An Incremental Placement Algorithm for Field Programmable Gate Arrays

2009English

Field Programmable Gate Array -Based System-On-Chip for Real-Time Power Process Control

American Journal of Applied Sciences
Multidisciplinary
2010English

The Application of Moving Target Defense to Field Programmable Gate Arrays

2016English

Field Programmable Gate Arrays Based Design, Implementation and Delay Study of Braun's Multipliers

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2011English

Field - Programmable Gate Array

2017English

A Stochastic Model to Predict the Routability of Field-Programmable Gate Arrays

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1993English

RF Interconnects for Communications On-Chip

2008English

On-Chip Positionable Photonic Waveguides for Chip-To-Chip Optical Interconnects

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy