Amanote Research

Amanote Research

    RegisterSign In

Parallelizing Synthesis From Temporal Logic Specifications by Identifying Equicontrollable States

Robotics Research
doi 10.1007/978-3-030-28619-4_57
Full Text
Open PDF
Abstract

Available in full text

Date

November 28, 2019

Authors
Sumanth DathathriIoannis FilippidisRichard M. Murray
Publisher

Springer International Publishing


Related search

Synthesizing Adaptive Test Strategies From Temporal Logic Specifications

2016English

A Tutorial on Synthesis of Logic Programs From Specifications

1994English

Incremental Synthesis of Control Policies for Heterogeneous Multi-Agent Systems With Linear Temporal Logic Specifications

2013English

Active Monitoring Using Real-Time Metric Linear Temporal Logic Specifications

2012English

On-Line Model-Checking for Finite Linear Temporal Logic Specifications

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1990English

Sampling-Based Stochastic Optimal Control With Metric Interval Temporal Logic Specifications

2016English

Supervisory Control of Discrete Event Systems With CTL* Temporal Logic Specifications

SIAM Journal on Control and Optimization
ControlApplied MathematicsOptimization
2006English

Model Synthesis From Imprecise Specifications

2004English

Continuous Valuations of Temporal Logic Specifications With Applications to Parameter Optimization and Robustness Measures

Theoretical Computer Science
Computer ScienceTheoretical Computer Science
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy