(PDF) Design and Verification of On-Chip Impedance-Matching

Design and Verification of On-Chip Impedance-Matching Circuit Using Transmission-Line Theory for 2.4 GHz-Band Wireless Receiver Front-End

IEICE Transactions on Electronics - Japan

doi 10.1093/ietele/e89-c.12.1888

Full Text

Abstract

Available in full text

Categories

Electronic Engineering

Magnetic Materials

Date

December 1, 2006

Authors

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Photonic Active Integrated Antennas (PhAIAs) Using Lossless Matching for 2.4-GHz Wireless-Over-Fibre Systems

English

A Design of Receiver Front-End Low-Noise Electrical Tuning Amplifier Circuit

English

A Low-Power Fully Integrated CMOS RF Receiver for 2.4-GHz-Band IEEE 802.15.4 Standard

English

Methods and Design Techniques for the Miniaturization of an L-Band System-On-Package Receiver Front-End

English

A NOVEL MULTI-BAND CHIP ANTENNA DESIGN for 2.45 GHz and 5 GHz WLAN BANDS

Mugla Journal of Science and Technology

English

Design and Performance Analysis of 1.8 GHz Low Noise Amplifier for Wireless Receiver Application

Indonesian Journal of Electrical Engineering and Computer Science

Electronic Engineering

Information Systems

Signal Processing

Computer Networks

English

An Analog Front-End Enables Electrical Impedance Spectroscopy System On-Chip for Biomedical Applications

Physiological Measurement

Biomedical Engineering

English

Design of a Reconfigurable Front-End for a Multistandard Receiver for the Frequency Range of 800 MHz to 2.5 GHz

International Journal of Circuit Theory and Applications

Electronic Engineering

Applied Mathematics

Computer Science Applications

Magnetic Materials

English

Underwater Wireless Communications in Freshwater at 2.4 GHz

IEEE Communications Letters

Electronic Engineering

Computer Science Applications

English