Amanote Research
Register
Sign In
Improving Routing Efficiency for Network-On-Chip Through Contention-Aware Input Selection
doi 10.1109/aspdac.2006.1594642
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
D. Wu
B.M. Al-Hashimi
M.T. Schmitz
Publisher
IEEE
Related search
Improving Routing Efficiency for Network-On-Chip Through Contention-Aware Input Selection
Self-Adaptive Contention Aware Routing Protocol for Intermittently Connected Mobile Networks
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Improving Routing Efficiency in Location-Aware Wireless Ad-Hoc Networks
A Link-Stability Aware Routing for Improving DPDR in Mobile Ad-Hoc Network
International Journal of Computer Applications
A Contention-Aware Routing Metric for Multi-Rate Multi-Radio Mesh Networks
Cluster Based Hierarchical Routing Algorithm for Network on Chip
Circuits and Systems
Thermal Uniformity-Aware Application Mapping for Network-On-Chip Design
International Journal of Computer Applications
Analysis of Application-Aware On-Chip Routing Under Traffic Uncertainty
Hybrid Network-On-Chip: An Application-Aware Framework for Big Data
Complexity
Multidisciplinary
Computer Science
