Amanote Research

Amanote Research

    RegisterSign In

Nano/Cmos Architectures Using a Field-Programmable Nanowire Interconnect

Nanotechnology - United Kingdom
doi 10.1088/0957-4484/18/3/035204
Full Text
Open PDF
Abstract

Available in full text

Categories
Mechanics of MaterialsElectronic EngineeringMechanical EngineeringMaterials ScienceNanoscienceElectricalBioengineeringNanotechnologyChemistry
Date

January 3, 2007

Authors
Gregory S SniderR Stanley Williams
Publisher

IOP Publishing


Related search

Entropy, Counting, and Programmable Interconnect

1996English

A Field Programmable Analog Array for CMOS Continuous-Time OTA-C Filter Applications

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2002English

Designing a 3D Tree-Based FPGA: Optimization of Butterfly Programmable Interconnect Topology Using 3D Technology

2013English

A Programmable Electrochemical Biosensor Array in 0.18μm Standard CMOS

English

Architectures and Automation for Beyond-Cmos Technologies

English

Field - Programmable Gate Array

2017English

TaSi2 Nanowires: A Potential Field Emitter and Interconnect

English

Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores

2003English

A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy