Amanote Research

Amanote Research

    RegisterSign In

Performance Analysis and Optimisation of NCL Self-Timed Rings

IEE Proceedings - Circuits, Devices and Systems
doi 10.1049/ip-cds:20030343
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2003

Authors
W. KuangJ.S. YuanR.F. DeMaraM. HagedornK. Fant
Publisher

Institution of Engineering and Technology (IET)


Related search

Design and Modelling of a High Performance Differential Bipolar Self-Timed Microprocessor

IEE Proceedings - Computers and Digital Techniques
1997English

Self-Timed Rings: A Promising Solution for Generating High-Speed High-Resolution Low-Phase Noise Clocks

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2012English

Drafting in Self-Timed Circuits

2000English

Cell Designs for Self-Timed FPGAs

English

Performance Optimisation and Productivity Centre of Excellence

2016English

Performance Analysis of Portfolio Optimisation Strategies: Evidence From the Exchange Market

International Journal of Economics and Finance
2017English

Interacting Self-Timed Pipelines and Elementary Coupling Control Modules

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

COEO Phase Locking and Performance Optimisation

2017English

Pre-Self-Injective Rings

Transactions of the American Mathematical Society
MathematicsApplied Mathematics
1969English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy