Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the Idct

doi 10.1109/dac.1997.597183
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE


Related search