Formal Verification of CHP Specifications With CADP Illustration on an Asynchronous Network-On-Chip

Proceedings - International Symposium on Asynchronous Circuits and Systems - United States
doi 10.1109/async.2007.18
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Verification of EB3 Specifications Using CADP

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

Formal Specification and Verification of Communication in Network-On-Chip: An Overview

International Journal of Recent Contributions from Engineering, Science & IT (iJES)
2018English

Validation of Asynchronous Circuit Specifications Using IF/CADP

English

Formal Design and Verification of an Asynchronous SRAM Controller

2017English

Formal Verification of AADL Specifications in the Topcased Environment

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2009English

Formal Verification of Mixed Synchronous Asynchronous Systems Using Industrial Tools

2018English

Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-On-Chip

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

HPChecker: An AMBA AHB On-Chip Bus Protocol Checker With Efficient Verification Mechanisms

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2010English

An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy