Multidimensional Interleaving for Synchronous Circuit Design Optimization
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems- United States
doi 10.1109/43.573829
Full Text
Abstract
Available in
Date
January 1, 1997
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)