A −80dBm BLE-compliant, FSK Wake-Up Receiver With System and Within-Bit Dutycycling for Scalable Power and Latency

doi 10.1109/cicc.2018.8357099
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Wake-Up Receiver Based Ultra-Low-Power WBAN

Analog Circuits and Signal Processing
2014English

A 2.4GHz 830pJ/Bit Duty-Cycled Wake-Up Receiver With −82dBm Sensitivity for Crystal-Less Wireless Sensor Nodes

2010English

Wake-Up-Receiver Concepts - Capabilities and Limitations

Journal of Networks
2012English

Analytical Models for the Wake-Up Receiver Power Budget for Wireless Sensor Networks

2009English

Wake-Up Receiver for Radio-On-Demand Wireless LANs

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2012English

A Power Scalable 10-Bit Pipeline ADC for Luminosity Detector at ILC

Journal of Instrumentation
InstrumentationMathematical Physics
2011English

An 868 MHz 7.5 µW Wake-Up Receiver With −60 dBm Sensitivity

Journal of Sensors and Sensor Systems
Electronic EngineeringElectricalInstrumentation
2016English

On the Human Body Communications: Wake-Up Receiver Design and Channel Characterization

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2016English

Supporting Scalable Analytics With Latency Constraints

Proceedings of the VLDB Endowment
Computer Science
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy