Amanote Research

Amanote Research

    RegisterSign In

Fault Tolerant Packet-Switched Network Design and Its Sensitivity

IEEE Transactions on Reliability - United States
doi 10.1109/24.93767
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringRiskReliabilityElectricalSafetyQuality
Date

January 1, 1991

Authors
T. YokohiraM. SuganoT. NishidaH. Miyahara
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Fault Tolerant Control Design for Switched Systems

IFAC Proceedings Volumes
2006English

Design of a Circuit-Switched Highly Fault-Tolerant K-Ary N-Cube

English

Active Fault-Tolerant Control for Switched Systems With Time Delay

International Journal of Adaptive Control and Signal Processing
ControlElectronic EngineeringSignal ProcessingElectricalSystems Engineering
2011English

Design of Fault-Tolerant Computers

1967English

Fault Tolerance in Optical Packet-Switched Shuffle Networks With Deflection Routing

English

SPIN: A Scalable, Packet Switched, On-Chip Micro-Network

English

Towards a Fault Tolerant AHS Design

1995English

Toward Systematic Design of Fault-Tolerant Systems

Computer
Computer Science
1997English

Robust Fault-Tolerant Finite-Time Stabilization of Switched Systems With Asynchronous Switching

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy