Amanote Research
Register
Sign In
A Fully Pipelined Memoryless 17.8 GBPS AES-128 Encryptor
doi 10.1145/611847.611848
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2003
Authors
Kimmo U. Järvinen
Matti T. Tommiska
Jorma O. Skyttä
Publisher
ACM Press
Related search
A Pipelined IP Address Lookup Module for 100 GBPS Line Rates and Beyond
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
VHDL Implementation of AES-128 on FPGA
IJIREEICE
Structural Evaluation of AES and Chosen-Key Distinguisher of 9-Round AES-128
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Fully Pipelined Multishift QR Algorithm for Parallel Solution of Symmetric Tridiagonal Eigenproblems
IPSJ Online Transactions
The AES-XCBC-PRF-128 Algorithm for the Internet Key Exchange Protocol (IKE)
A Fully Integrated 1.7-3.125 GBPS Clock and Data Recovery Circuit Using a Gated Frequency Detector
IEICE Transactions on Electronics
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
A 2-5 GBPS Fully Differential 3X Oversampling CDR for High-Speed Serial Data Link
Fast Hardware Implementation of AES-128 Algorithm in Streaming Output Feedback Mode for Real Time Ciphering
International Journal of Security and its Applications
Computer Science