Amanote Research
Register
Sign In
Synthesis Methodology for Built-In At-Speed Testing
doi 10.1109/iccad.2005.1560061
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
A. Kondratyev
R. Brayton
Publisher
IEEE
Related search
Built-In-Self-Testing Techniques for Programmable Capacitor Arrays
Optimal Don’t Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
A Testing Methodology for Performance-Based Specification
Journal of Structural Integrity and Maintenance
Building
Materials Science
Mechanical Engineering
Civil
Structural Engineering
Construction
Photopatch Testing: A Consensus Methodology for Europe
Journal of the European Academy of Dermatology and Venereology
Dermatology
Infectious Diseases
Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Diamond Synthesis on a Substrate Rotated at High Speed.
Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering
Mechanical Engineering
A Methodology for Conformance Testing of Managed Objects
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Built-In Self Test of High Speed Analog-To-Digital Converters
IEEE Instrumentation and Measurement Magazine
Electronic Engineering
Electrical
Instrumentation
Integrated Platform for Testing MEMS Mechanical Properties at the Wafer Scale by the IMaP Methodology
