Amanote Research
Register
Sign In
Probabilistic Modeling and Fault Analysis in Sequential Logic Using Computer Simulation
IEEE Transactions on Systems, Man, and Cybernetics
doi 10.1109/21.52558
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1990
Authors
S.R. Das
W.B. Jone
K.L. Wong
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
