Amanote Research

Amanote Research

    RegisterSign In

Digital Circuit Evolution: The Ruggedness and Neutrality of Two-Bit Multiplier Landscapes

doi 10.1049/ic:19990183
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 1999

Authors
V.K. Vassilev
Publisher

IEE


Related search

Smoothness Within Ruggedness: The Role of Neutrality in Adaptation.

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
1996English

When to Use Bit-Wise Neutrality

Natural Computing
Computer Science Applications
2008English

Digital Landscapes

International Journal of Diversity in Organisations, Communities and Nations
AnthropologySociologyInternational RelationsCultural StudiesPolitical Science
2012English

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development
2017English

High Speed 32-Bit Vedic Multiplier for DSP Applications

International Journal of Computer Applications
2016English

OTA-based High Frequency CMOS Multiplier and Squaring Circuit

2009English

4-Bit Multiplier Design Using CMOS Gates in Electric VLSI

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Effects of Selective Neutrality on the Evolution of Molecular Species

Proceedings of the Royal Society B: Biological Sciences
GeneticsMolecular BiologyEnvironmental ScienceBiochemistryMicrobiology ImmunologyBiological SciencesMedicineAgricultural
1998English

Processes and Variations in Digital Landscapes

2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy