Insights on Memory Controller Scaling in Multi-Core Embedded Systems

International Journal of Embedded Systems- United Kingdom

doi 10.1504/ijes.2014.065000

Full Text

Abstract

Available in

Categories

Date

January 1, 2014

Authors

Mario Donato Marino

Publisher

Inderscience Publishers

Related search

Multi-Core/Multi-Ip Technology for Embedded Applications

IEICE Transactions on Electronics

Electronic Engineering

Magnetic Materials

English

Massively Parallel Sort-Merge Joins in Main Memory Multi-Core Database Systems

Proceedings of the VLDB Endowment

Computer Science

English

Multi-Core, Main-Memory Joins

Proceedings of the VLDB Endowment

Computer Science

English

Custom Design of Multi-Level Dynamic Memory Management Subsystem for Embedded Systems

English

Research on Multi-Core Embedded Computer Architecture Based on Cloud Computing

English

Dynamic Scheduling of Stream Programs on Embedded Multi-Core Processors

English

Embedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments

English

Measuring Microarchitectural Details of Multi- And Many-Core Memory Systems Through Microbenchmarking

Transactions on Architecture and Code Optimization

Information Systems

English

List Scheduling in Embedded Systems Under Memory Constraints

International Journal of Parallel Programming

Theoretical Computer Science

Information Systems

English