Insights on Memory Controller Scaling in Multi-Core Embedded Systems

International Journal of Embedded Systems - United Kingdom
doi 10.1504/ijes.2014.065000
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Inderscience Publishers

Related search

Multi-Core/Multi-Ip Technology for Embedded Applications

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2009English

Massively Parallel Sort-Merge Joins in Main Memory Multi-Core Database Systems

Proceedings of the VLDB Endowment
Computer Science
2012English

Multi-Core, Main-Memory Joins

Proceedings of the VLDB Endowment
Computer Science
2013English

Custom Design of Multi-Level Dynamic Memory Management Subsystem for Embedded Systems

English

Research on Multi-Core Embedded Computer Architecture Based on Cloud Computing

2015English

Dynamic Scheduling of Stream Programs on Embedded Multi-Core Processors

2012English

Embedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments

2015English

Measuring Microarchitectural Details of Multi- And Many-Core Memory Systems Through Microbenchmarking

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2015English

List Scheduling in Embedded Systems Under Memory Constraints

International Journal of Parallel Programming
Theoretical Computer ScienceInformation SystemsSoftware
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy